# Lecture 12 Cache Memories

# CS213 – Intro to Computer Systems Branden Ghena – Winter 2024

Slides adapted from: St-Amour, Hardavellas, Bustamente (Northwestern), Bryant, O'Hallaron (CMU), Garcia, Weaver (UC Berkeley)

Northwestern

# Administrivia

- Deadline reminders
  - Homework 3 tonight
  - Attack Lab next week Thursday
- Next week
  - Homework 4 & SETI Lab come out

# Today's Goals

- Discuss organization of various cache designs
  - Direct-mapped caches
  - N-way set-associative caches
  - Fully-associative caches

 Understand how cache memories are used to reduce the average time to access memory

# Outline

Locality of Reference

Cache Organization

Associativity

Cache Performance

# Caching speeds up code

- Cache: smaller, faster storage device that keeps copies of a subset of the data in a larger, slower device
  - If the data we access is already in the cache, we win!
  - Can get access time of faster memory, with overall capacity of larger

- But how do we decide which data to keep in the cache?
  - Can we predict which data is likely to be necessary in the future?

# Locality

- Goal: predict which data the CPU will want to access
  - So we can bring it to (and keep it in!) fast memory
  - Problem: memory is huge! (billions of bytes) how do you decide which to save?
- Principle of Locality
  - Programs tend to access data in predictable ways
- 1. Temporal locality
  - Recently referenced items are likely to be referenced in the near future
- 2. Spatial locality
  - Items with nearby addresses tend to be referenced close together in time

# Types of locality practice

- Temporal locality
  - Recently referenced items are likely to be referenced in the near future
- Spatial locality
  - Items with nearby addresses tend to be referenced close together in time

- Quiz: what kind of locality?
  - Data
    - Reference array elements in succession: Spatial locality
    - Reference sum each iteration: Temporal locality
  - Instructions
    - Execute instructions in sequence: Spatial locality
    - Cycle through loop repeatedly: Temporal locality

```
sum = 0;
for (i = 0; i < n; i++)
    sum += a[i];
return sum;
```

# Locality example

- Can get a sense for whether a function has good locality just by looking at its memory access patterns
- Does this function have good locality?

```
int sumarrayrows(int a[M][N]){
    int sum = 0;
    for (int i = 0; i < M; i++) {
        for (int j = 0; j < N; j++) {
            sum += a[i][j];
        }
    }
    return sum;
}</pre>
```



Temporal or spatial locality?

Spatial: accesses to array Temporal: accesses to sum

#### • Yes!

- Array is accessed in same row-major order in which it is stored in memory
- a through a+3 , a+4 through a+7, a+8 through a+11, etc.

# Locality example

• Does this function have good locality?

```
int sumarraycols(int a[M][N]){
    int sum = 0;
    for (int j = 0; j < N; j++) {
        for (int i = 0; i < M; i++) {
            sum += a[i][j];
        }
    }
    return sum;
}</pre>
```



#### • *No!*

- Scans array column-wise instead of row-wise
- **a** through **a+3**, then **a+4\*N** through **a+4\*N+3**, etc.
- Holy jumping around memory Batman!
- More on that in a later lectures

# Locality to the Rescue!

- How can we exploit locality to bridge the CPU-memory gap?
  - Use it to determine which data to put in a cache!
- Spatial locality
  - When level  $\hat{k}$  needs a byte from level k+1, don't just bring one byte
  - Bring neighboring bytes as well!
  - Good chances we'll need them too in the near future
- Temporal locality
  - Anything accessed goes in the cache, and we'll try to keep it there for a while
  - Good chances we'll need it again in the near future
- Result: most accesses should be cache hits!
  - Memory system: size of largest memory, with speed close to that of fastest memory

# Outline

• Locality of Reference

Cache Organization

Associativity

Cache Performance

#### Cache memories

- A specific instance of the general principle of caching
  - Small, fast SRAM-based memories between CPU and main memory
  - Can include multiple levels
    - L1 = small, but really fast, L2 = larger, slower, L3, etc.
- CPU looks for data in caches first
  - e.g., L1, then L2, then L3, then finally in main memory as a last resort
- Mechanisms we'll see today are implemented in *hardware*

### How You Probably Thought a Memory Access Worked



#### How a Memory Access Actually Works



# General Cache Organization (S, A, B)



#### Cache Access



## Cache Read (1): Locate Set

• Locate set



Each address maps to a particular set! Data has to be stored at that particular set!

Even if that set is full and there would be space elsewhere! (That's where conflict misses come from.)

# Cache Read (2): Tag Match + Valid



• Locate set

# Cache Read (3): Block Offset



• Locate set



#### Cache access overview



- 64-bit, byte-addressed system
- 32 kB cache
  - 512 sets and 64-byte blocks
- How many bits for Tag?
  - A: 6 bits
  - B: 9 bits
  - C: 17 bits
  - D: 49 bits

Address of word:



- 64-bit, byte-addressed system
- 32 kB cache
  - 512 sets and 64-byte blocks





- How many bits for Tag? (6 bits for block, 9 bits for set)
  - A: 6 bits
  - B: 9 bits
  - C: 17 bits
  - **D: 49 bits** (Tag is remaining bits. 64 6 9 = 49)

# What about writes?

- Multiple copies of data exist:
  - L1, L2, Main Memory, Disk
  - Don't want them to get (or at least not to stay) out of sync!
    - Otherwise, who do you believe?

Multiple configuration options that a cache could have

# Write configurations

- What to do on a write-hit?
  - *Write-through* (write immediately to memory)
  - Write-back (delay write until we evict this cache block)
    - Need a dirty bit (indicate if block differs from memory)
    - We had an example of that last lecture
- What to do on a write-miss?
  - Write-allocate (load into cache, update block in cache)
    - Good if more writes to the location follow
  - *No-write-allocate* (writes immediately to memory, doesn't bring into cache)
- Typical combinations

  - Write-through + No-write-allocate

# Outline

• Locality of Reference

Cache Organization

Associativity

Cache Performance

#### Cache memory associativity

- When designing a cache, a number of parameters to choose
  - Total size (C), cache block size (B), number of sets (K), ...
- The most interesting one: associativity (A)
  - i.e., how many cache blocks per set
  - Has a significant impact on effectiveness (and complexity!)

#### Associativity choices

- Associativity  $1 \rightarrow \textbf{direct-mapped caches}$ 
  - One cache block per set, data blocks can only go in that one cache block
  - Whenever we place data in a set, must evict whatever is there
- Associativity >1  $\rightarrow$  set-associative caches
  - Can keep multiple blocks that would map to the same set
- Single set  $\rightarrow$  **fully-associative caches** 
  - Any block can go anywhere, 1 big set, tag is all that matters
  - Very rare for cache memories due to expensive hardware

Direct mapped: One block per set Assume: cache block size 8 bytes



Direct mapped: One block per set Assume: cache block size 8 bytes



Direct mapped: One block per set Assume: cache block size 8 bytes



Direct mapped: One block per set Assume: cache block size 8 bytes



If tag doesn't match or valid bit is not set: cache miss!

 $\rightarrow$  old block is evicted and replaced with currently requested one

# Direct-mapped cache simulation

t=1 s=2 b=1	Address trace (reads, one by	/te per read)
· · · · · ·	0 [0 00 0 <sub>2</sub> ]	miss
	1 [0 <mark>00</mark> 1 <sub>2</sub> ]	BP?
M=16 addresses, byte-addressable B=2 bytes/block K=4 sets A=1 blocks/set	7 [0 <b>11</b> 1 <sub>2</sub> ]	miss
	8 [1 00 0 <sub>2</sub> ]	miss

 $0 [0 0 0_2]$ 

miss



:

# What are the types of each miss here?

	Address trace		v tag block
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	(reads, one byte	per read):	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
		Miss	set $10_2 \ 0 \ m[7] \ m[6]$ set $11_2 \ 1 \ 0 \ m[7] \ m[6]$
	1 [0 00 1 <sub>2</sub> ] h	nit	
M=16 addresses, byte-addressable B=2 bytes/block K=4 sets A=1 blocks/set	7 [0 <mark>11</mark> 1 <sub>2</sub> ] n	niss Compulsory Miss	Options: • Compulsory • Capacity • Conflict
	8 [1 00 0 <sub>2</sub> ] n	niss Compulsory Miss	
	0 [0 <mark>00</mark> 0 <sub>2</sub> ] n	niss Conflict Miss	<i>Conflict misses:</i> There is "room" in the cache, but two blocks map to the same set; one evicts the other!

#### Pause for questions on direct-mapped caches

#### Associativity choices

- Associativity  $1 \rightarrow \textbf{direct-mapped caches}$ 
  - One cache block per set, blocks can only go in that one block
  - Whenever we place data in a set, must evict whatever is there
- Associativity >1  $\rightarrow$  set-associative caches
  - Can keep multiple cache blocks that would map to the same set

#### • Single set $\rightarrow$ **fully-associative caches**

- Any cache block can go anywhere, 1 big set, tag is all that matters
- Very rare for cache memories due to expensive hardware

# 2-way set-associative cache (associativity = 2)



# 2-way set-associative cache (associativity = 2)



The data we want is either on the left, or on the right, or not in the cache at all. It can't be anywhere else! Addresses map to a single set!

# 2-way set-associative cache (associativity = 2)



If no match:

- One block in set is selected for eviction and replacement
- Replacement policies: random, least recently used (LRU), ...
  - More clever  $\rightarrow$  lower miss rate, but harder to implement in hardware

# 2-way set-associative cache simulation

M=16 addresses, byte-addressable, B=2 bytes/block, K=2 sets, A=2 blocks/set



Address trace (reads, one byte per read):

0	[00]	0	0 <sub>2</sub> ]	miss
1	[00]	0	$1_{2}^{-}$ ]	hit
7	[01	1	$1_{2}^{-}$ ]	miss
8	[10	0	$0_{2}^{-}$ ]	miss
0	[00]	0	$0_{2}^{-}$ ]	hit

Same total size and block size as before. Associativity (and thus # of sets) changed.

The same direct map	address sequence in the oped cache resulted in:
miss hit	Higher associativity =
miss miss	Less likely to have to evict!
miss	Temporal locality: want data in cache to <i>stay</i> in cache!



	V	Tag	Block
Sot 1	1	01	M[7-6]
Jel I	0		

# Pause for questions on set-associative caches

#### Fully-associative caches

- What changes with fully-associative caches?
  - Anything can go anywhere
  - Only one set (s = 0 bits)

- Otherwise, same steps as for a set-associative cache
  - Compare tag against all blocks in the set

- Fully-associative cache on a 16-bit system
  - One set (fully associative!)
  - Eight, 64-byte blocks

t	:=??	s=0	o=??
	??		??

- Fully-associative cache on a 16-bit system
  - One set (fully associative!)
  - Eight, 64-byte blocks

t=10 s=	=0 b=6
xxxxxxxxxx	XXXXXX

- Fully-associative cache on a 16-bit system
  - One set (fully associative!)
  - Eight, 64-byte blocks



Tag: 0x000	Tag: 0x1FF	Tag: 0x010	Tag: 0x011	Tag: 0x050	Tag: 0x051	Tag: 0x052	Tag: 0x300
------------	------------	------------	------------	------------	------------	------------	------------

- Are the following addresses in the cache?
  - 0x0400
  - 0x0410
  - 0xC002
  - 0xC048

- Fully-associative cache on a 16-bit system
  - One set (fully associative!)
  - Eight, 64-byte blocks



Tag: 0x000	Tag: 0x1FF	Tag: 0x010	Tag: 0x011	Tag: 0x050	Tag: 0x051	Tag: 0x052	Tag: 0x300
------------	------------	------------	------------	------------	------------	------------	------------

- Are the following addresses in the cache?
  - 0x0400⇒0b0000 0100 0000 0000
  - 0x0410⇒0b0000 0100 0001 0000
  - 0xC002⇒0b1100 0000 0000 0010
  - 0xC048⇒0b1100 0000 0100 1000

- Fully-associative cache on a 16-bit system
  - One set (fully associative!)
  - Eight, 64-byte blocks



Tag: 0x000	Tag: 0x1FF	Tag: 0x010	Tag: 0x011	Tag: 0x050	Tag: 0x051	Tag: 0x052	Tag: 0x300
------------	------------	------------	------------	------------	------------	------------	------------

- Are the following addresses in the cache?
  - 0x0400⇒0b0000 0100 0000 0000
  - 0x0410⇒0b0000 0100 0001 0000
  - 0xC002⇒0b1100 0000 0000 0010
  - 0xC048⇒0b1100 0000 0100 1000

- Fully-associative cache on a 16-bit system
  - One set (fully associative!)
  - Eight, 64-byte blocks



Tag: 0x000	Tag: 0x1FF	Tag: 0x010	Tag: 0x011	Tag: 0x050	Tag: 0x051	Tag: 0x052	Tag: 0x300
------------	------------	------------	------------	------------	------------	------------	------------

- Are the following addresses in the cache?
  - 0x0400⇒0b0000 0100 0000 0000
  - 0x0410⇒0b0000 0100 0001 0000
  - 0xC002⇒0b1100 0000 0000 0010
  - 0xC048⇒0b1100 0000 0100 1000

You figure out the rest!

- Fully-associative cache on a 16-bit system
  - One set (fully associative!)
  - Eight, 64-byte blocks



Tag: 0x000 Tag: 0x1FF Tag: 0x010	Tag: 0x011 Tag	: 0x050 Tag: 0x051	Tag: 0x052	Tag: 0x300
----------------------------------	----------------	--------------------	------------	------------

- Are the following addresses in the cache?
  - 0x0400⇒0b<u>0000 0100 0000 0000</u> → Tag 0x010
  - $0x0410 \Rightarrow 0b 0000 0100 0001 0000 \rightarrow Tag 0x010 (same block!)$
  - 0xC002⇒0b<u>1100 0000 0000 0010</u>
  - 0xC048⇒0b<u>1100 0000 01</u>00 1000

HTT

HIT

- Fully-associative cache on a 16-bit system
  - One set (fully associative!)
  - Eight, 64-byte blocks



Tag: 0x000	Tag: 0x1FF	Tag: 0x010	Tag: 0x011	Tag: 0x050	Tag: 0x051	Tag: 0x052	Tag: 0x300
------------	------------	------------	------------	------------	------------	------------	------------

- Are the following addresses in the cache?
  - 0x0400⇒0b<u>0000 0100 0000 0000</u> → Tag 0x010
  - $0x0410 \Rightarrow 0b 0000 0100 0001 0000 \rightarrow Tag 0x010 (same block!)$
  - 0xC002⇒0b<u>1100 0000 0000 0010</u> → Tag 0x300
  - $0xC048 \Rightarrow 0b \underline{1100\ 0000\ 0100\ 1000} \rightarrow Tag\ 0x301\ (different\ block!)$  **MISS**

HIT

HIT

HIT

# Associativity Pros and Cons

- Direct-mapped
  - Simplest to implement: look-up compares tag with 1 cache block  $\rightarrow$  requires fewer transistors, which can be used elsewhere on the chip
  - Conflicts can easily lead to *thrashing* 
    - Two cache blocks map to the same set, program needs both, and they keep kicking each other out of the cache. Lots of misses. Bad times.
- Set-associative
  - More complex implementation: requires more (HW) tag comparators
  - Lower miss rate than direct-mapped caches (fewer conflict misses)
    - 2-way is a significant improvement over direct-mapped
    - 4-way is a more modest improvement over 2-way, and so on
- Fully-associative
  - One comparator per cache block in the cache means a LOT of hardware. Ouch.
    - Often a deal-breaker for hardware
  - Very low miss rate!

# Intel Core i7 Cache Hierarchy



L1 i-cache and d-cache: 32 KB, 8-way, Access: 4 cycles Keep separate caches for instructions and data. Don't want them to step on each other's toes!

L2 unified cache: 256 KB, 8-way, Access: 11 cycles

L3 unified cache: 8 MB, 16-way, Access: 30-40 cycles

Last resort before going to main memory (slow!) So want this large and highly-associative, to have very few misses.

Block size: 64 bytes for all caches.

# Outline

• Locality of Reference

Cache Organization

Associativity

Cache Performance

# **Cache Performance Metrics**

- Miss Rate
  - Fraction of memory references not found in cache (misses / accesses) = 1 hit rate
  - Typical numbers (in percentages):
    - 3-10% for L1
    - Can be quite small (e.g., < 1%) for L2, depending on dataset size, etc.
    - However, many applications have >30% miss rate in L2 cache

#### • Hit Time

- Time to deliver a block in the cache to the processor
  - Includes time to determine whether the block is in the cache
- Typical numbers:
  - 1-2 clock cycles for L1
  - 5-20 clock cycles for L2
- Miss Penalty
  - Additional time required because of a miss
  - Typically 50-200 cycles for main memory
    - Not really a "penalty", just how long it takes to read from memory

# Let's think about those numbers

- Huge difference between a hit and a miss
  - Could be 100x, if comparing L1 and main memory
- Would you believe a 99% hit rate is twice as good as 97%?
  - Consider: cache hit time of 1 cycle miss penalty of 100 cycles
  - Average access time:

97% hits: 100 instructions: 100 cycles (1 per instruction) + 3\*100 (misses) on average: 1 cycle/instr. + 0.03 \* 100 cycles/instr. = 4 cycles/instr.
99% hits: on average: 1 cycle/instr. + 0.01 \* 100 cycles/instr. = 2 cycles/instr.

- This is why "miss rate" is used instead of "hit rate"
  - In our example, 1% miss rate vs. 3% miss rate
  - Makes the radical performance difference more obvious
- "Computation is what happens between cache misses."

# Average Memory Access Time (AMAT)

- AMAT = Hit time + Miss rate × Miss penalty
  - Generalization of previous formula
- Can extend for multiple layers of caching
  - AMAT = Hit Time L1 + Miss Rate L1  $\times$  Miss Penalty L1
    - Miss Penalty L1 = Hit Time L2 + Miss Rate L2  $\times$  Miss Penalty L2
    - Miss Penalty L2 = Hit Time Main Memory

• Multi-level caching helps minimize AMAT

# Outline

• Locality of Reference

Cache Organization

Associativity

Cache Performance